VLSI & parallel computing for pattern recognition & artificial intelligence
著者
書誌事項
VLSI & parallel computing for pattern recognition & artificial intelligence
(Series in machine perception and artificial intelligence / editors, H. Bunke, P.S.P. Wang, vol. 18)
World Scientific, c1995
大学図書館所蔵 全7件
  青森
  岩手
  宮城
  秋田
  山形
  福島
  茨城
  栃木
  群馬
  埼玉
  千葉
  東京
  神奈川
  新潟
  富山
  石川
  福井
  山梨
  長野
  岐阜
  静岡
  愛知
  三重
  滋賀
  京都
  大阪
  兵庫
  奈良
  和歌山
  鳥取
  島根
  岡山
  広島
  山口
  徳島
  香川
  愛媛
  高知
  福岡
  佐賀
  長崎
  熊本
  大分
  宮崎
  鹿児島
  沖縄
  韓国
  中国
  タイ
  イギリス
  ドイツ
  スイス
  フランス
  ベルギー
  オランダ
  スウェーデン
  ノルウェー
  アメリカ
注記
Includes references
内容説明・目次
内容説明
This book covers parallel algorithms and architectures and VLSI chips for a range of problems in image processing, computer vision, pattern recognition and artificial intelligence. The specific problems addressed include vision and image processing tasks, Fast Fourier Transforms, Hough Transforms, Discrete Cosine Transforms, image compression, polygon matching, template matching, pattern matching, fuzzy expert systems and image rotation. The collection of papers gives the reader a good introduction to the state-of-the-art, while for an expert this serves as a good reference and a source of some new contributions in this field.
目次
- ENPASSANT - an environment for evaluating massively parallel array architectures for spatially mapped applications, M.C. Herbordt and C.C. Weems
- a reconfigurable architecture for image processing and computer vision, S.M. Bhandarkar et al
- a design methodology for very large array processors - part 1 - GIPOP processor array, N. Venkateswaran et al
- a design methodology for very large array processors - part II - PACUBE VLSI arrays, N. Venkateswaran et al
- a VLSI implementation of inverse discrete cosine transform, A.K. Bhattacharya and S.S. Haider
- systolic merging and ranking of votes for the generalized hough transform, M. Albanesi and M. Ferretti
- high speed parallel VLSI architectures for image decorrelation, T. Acharya and A. Mukherjee
- PMAC - a polygon matching chip, R. Sastry and N. Ranganathan
- quadtree algorithms for template matching on mesh connected computer, H. Senoussi and A. Saoudi
- fast pattern-matching algorithm on modular mesh-connected computers with multiple buses, K.L. Chung
- a VLSI parallel architecture for fuzzy expert systems, V. Catania and G. Ascia
- efficient architecture for image rotation and its implementation in real time, B. Majumdar and I. Ghosh.
「Nielsen BookData」 より