VLSI & parallel computing for pattern recognition & artificial intelligence
Author(s)
Bibliographic Information
VLSI & parallel computing for pattern recognition & artificial intelligence
(Series in machine perception and artificial intelligence / editors, H. Bunke, P.S.P. Wang, vol. 18)
World Scientific, c1995
Available at 7 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes references
Description and Table of Contents
Description
This book covers parallel algorithms and architectures and VLSI chips for a range of problems in image processing, computer vision, pattern recognition and artificial intelligence. The specific problems addressed include vision and image processing tasks, Fast Fourier Transforms, Hough Transforms, Discrete Cosine Transforms, image compression, polygon matching, template matching, pattern matching, fuzzy expert systems and image rotation. The collection of papers gives the reader a good introduction to the state-of-the-art, while for an expert this serves as a good reference and a source of some new contributions in this field.
Table of Contents
- ENPASSANT - an environment for evaluating massively parallel array architectures for spatially mapped applications, M.C. Herbordt and C.C. Weems
- a reconfigurable architecture for image processing and computer vision, S.M. Bhandarkar et al
- a design methodology for very large array processors - part 1 - GIPOP processor array, N. Venkateswaran et al
- a design methodology for very large array processors - part II - PACUBE VLSI arrays, N. Venkateswaran et al
- a VLSI implementation of inverse discrete cosine transform, A.K. Bhattacharya and S.S. Haider
- systolic merging and ranking of votes for the generalized hough transform, M. Albanesi and M. Ferretti
- high speed parallel VLSI architectures for image decorrelation, T. Acharya and A. Mukherjee
- PMAC - a polygon matching chip, R. Sastry and N. Ranganathan
- quadtree algorithms for template matching on mesh connected computer, H. Senoussi and A. Saoudi
- fast pattern-matching algorithm on modular mesh-connected computers with multiple buses, K.L. Chung
- a VLSI parallel architecture for fuzzy expert systems, V. Catania and G. Ascia
- efficient architecture for image rotation and its implementation in real time, B. Majumdar and I. Ghosh.
by "Nielsen BookData"