Iddq testing for CMOS VLSI
Author(s)
Bibliographic Information
Iddq testing for CMOS VLSI
（The Artech House optoelectronics library）
Artech House, c1995
Available at / 5 libraries
-
No Libraries matched.
- Remove all filters.
Note
Includes bibliographical references(p.181-185) and index
Description and Table of Contents
Description
Provides coverage of IDDQ testing, including discussion of the correlation between physical defects and logical faults, and how IDDQ testing detects these defects. This title presents information on test generation for IDDQ testing; use of stuck-at and random vectors for IDDQ testing; use of IDDQ testing in factory production lines; cost benefit analysis; instrumentation issues; off-chip and on-chip current senors; ATE interface; case studies with memories and microprocessors; and proposed IEE QTAG standards. It also supplies planning guidelines and optimization methods, together with numerous examples ranging from simple circuits to extensive case studies. It should be useful as a reference for designers and test engineers.
Table of Contents
Introduction to Current Testing. Test Generation for Iddq Testing. Manufacturability and Use in Production. Current Testing Techniques. Case Studies With Iddq Testing. Summary and Suggestions.
by "Nielsen BookData"