Phase-locked loops : design, simulation, and applications
Author(s)
Bibliographic Information
Phase-locked loops : design, simulation, and applications
McGraw-Hill, c1999
4th ed
Available at 8 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references(p.401-402) and index
Description and Table of Contents
Description
Phase-locked loops are a type of circuit used to "lock on" to frequencies in telecommunication systems. The fourth edition of this guide brings readers up to date with innovations in the field, with new material on digital PLLs and a new chapter on PLL intergrated circuits.
Table of Contents
Introduction to PLLs. The Linear PLL (LPLL). The Classical Digital PLL (DPLL). The All-Digital PLL (ADPLL). The Software PLL (SPLL). The PLL in Communications. State of the Art of Commercial PLL Integrated Circuits. Measuring PLL Parameters. Appendices: A: The Pull-In Process. B: The Laplace Transform. C: Digital Filter Basics.
by "Nielsen BookData"