Code optimization techniques for embedded processors : methods, algorithms, and tools
著者
書誌事項
Code optimization techniques for embedded processors : methods, algorithms, and tools
Kluwer Academic Publishers, c2000
大学図書館所蔵 件 / 全5件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
Includes bibliographical references (p. 197-212) and index
内容説明・目次
内容説明
The building blocks of today's and future embedded systems are complex intellectual property components, or cores, many of which are programmable processors. Traditionally, these embedded processors mostly have been pro grammed in assembly languages due to efficiency reasons. This implies time consuming programming, extensive debugging, and low code portability. The requirements of short time-to-market and dependability of embedded systems are obviously much better met by using high-level language (e.g. C) compil ers instead of assembly. However, the use of C compilers frequently incurs a code quality overhead as compared to manually written assembly programs. Due to the need for efficient embedded systems, this overhead must be very low in order to make compilers useful in practice. In turn, this requires new compiler techniques that take the specific constraints in embedded system de sign into account. An example are the specialized architectures of recent DSP and multimedia processors, which are not yet sufficiently exploited by existing compilers.
目次
1. Introduction. 2. Memory Address Computation For DSPS. 3. Register Allocation for DSP Data Paths. 4. Instruction Scheduling for Clustered VLIW. 5. Code Selection for Multimedia Processors. 6. Optimization with Conditional Instructions. 7. Function Inlining under Code Size Constraints. 8. Frontend Issues - The Lance System. 9. Conclusions. Appendices. Bibliography. About the author. Index.
「Nielsen BookData」 より
