CMOS front-end materials and process technology : symposium held April 22-24, 2003, San Francisco, California, U.S.A.
Author(s)
Bibliographic Information
CMOS front-end materials and process technology : symposium held April 22-24, 2003, San Francisco, California, U.S.A.
(Materials Research Society symposium proceedings, v. 765)
Materials Research Society, c2003
Available at 4 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references and indexes
Description and Table of Contents
Description
In the future, because fundamental materials and process limits are being approached, continued transistor scaling will not be as straightforward. Future complementary metal-oxide semiconductor (MOS) transistors will require high-permittivity (high-k) gate dielectrics and metal gate electrodes, as well as low-resistance ultrashallow junctions, in order to meet the stringent specifications of the International Technology Roadmap for Semiconductors. Techniques to improve transconductance and drive current may also be required. Process integration issues must be solved, and reliability must be assured, before any new material or processing technique can be used in IC manufacture. A further complication is that the key challenges will differ according to application. This book reports research results from industry, government labs and academia covering a wide scope of front-end process issues for future CMOS technologies. Topics include: advanced materials and structures; high-k dielectrics; advanced gate stack materials; heterogeneous integration and strained Si technologies; ultrashallow junction technology; strained Si and source/drain technology; and laser annealing and silicide processes.
by "Nielsen BookData"