Designing digital computer systems with Verilog
著者
書誌事項
Designing digital computer systems with Verilog
Cambridge University Press, 2005
大学図書館所蔵 件 / 全3件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
Includes bibliographical references and index
内容説明・目次
内容説明
This book serves both as an introduction to computer architecture and as a guide to using a hardware description language (HDL) to design, model and simulate real digital systems. The book starts with an introduction to Verilog - the HDL chosen for the book since it is widely used in industry and straightforward to learn. Next, the instruction set architecture (ISA) for the simple VeSPA (Very Small Processor Architecture) processor is defined - this is a real working device that has been built and tested at the University of Minnesota by the authors. The VeSPA ISA is used throughout the remainder of the book to demonstrate how behavioural and structural models can be developed and intermingled in Verilog. Although Verilog is used throughout, the lessons learned will be equally applicable to other HDLs. Written for senior and graduate students, this book is also an ideal introduction to Verilog for practising engineers.
目次
- Preface
- 1. Controlling complexity
- 2. A verilogical place to start
- 3. Defining the instruction set architecture
- 4. Algorithmic behavioral modeling
- 5. Building an assembler for VeSPA
- 6. Pipelining
- 7. Implementation of the pipelined processor
- 8. Verification
- Appendix A: the VeSPA instruction set architecture (ISA)
- Appendix B: the VASM assembler
- Index.
「Nielsen BookData」 より
