System-level test and validation of hardware/software systems
Author(s)
Bibliographic Information
System-level test and validation of hardware/software systems
(Advanced microelectronics, 17)
Springer, c2005
Available at 3 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references and index
With 55 figures
Description and Table of Contents
Description
New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers.
SOC is also reshaping approaches to test and validation activities. These are beginning to migrate from the traditional register-transfer or gate levels of abstraction to the system level. Until now, test and validation have not been supported by system-level design tools so designers have lacked the infrastructure to exploit all the benefits stemming from the adoption of the system level of abstraction. Research efforts are already addressing this issue.
This monograph provides a state-of-the-art overview of the current validation and test techniques by covering all aspects of the subject including:
modeling of bugs and defects;
stimulus generation for validation and test purposes (including timing errors;
design for testability.
Table of Contents
Modeling Permanent Faults.- Test Generation: A Symbolic Approach.- Test Generation: A Heuristic Approach.- Test Generation: A Hierarchical Approach.- Test Program Generation from High-level Microprocessor Descriptions.- Tackling Concurrency and Timing Problems.- An Approach to System-level Design for Test.- System-level Dependability Analysis.
by "Nielsen BookData"