Fully-depleted SOI CMOS circuits and technology for ultra-low power applications
著者
書誌事項
Fully-depleted SOI CMOS circuits and technology for ultra-low power applications
Springer, c2006
- : hbk
- : e-book
大学図書館所蔵 件 / 全4件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
"The most important issue confronting CMOS technology is the power explosion of chips arising from the scaling law. Fully-depleted (FD) SOI technology provides a promising low-power solution to chip implementation. Ultralow-power VLSIs, which have a power consumption of less than 10 mW, will be key components of terminals in the coming ubiquitous-IT society"--P. [4] of cover
Includes bibliographical references and index
HTTP:URL=http://www.loc.gov/catdir/toc/fy0612/2006279343.html Information=Table of contents only
HTTP:URL=http://www.loc.gov/catdir/enhancements/fy0663/2006279343-d.html Information=Publisher description
