{"@context":{"owl":"http://www.w3.org/2002/07/owl#","bibo":"http://purl.org/ontology/bibo/","foaf":"http://xmlns.com/foaf/0.1/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/"},"@id":"https://ci.nii.ac.jp/ncid/BA80948873.json","@graph":[{"@id":"https://ci.nii.ac.jp/ncid/BA80948873#entity","@type":"bibo:Book","foaf:isPrimaryTopicOf":{"@id":"https://ci.nii.ac.jp/ncid/BA80948873.json"},"dc:title":[{"@value":"Draft standard : Futurebus+, P896.1 : logical layer specifications, draft 8.2, P896.1R/D8.2, February 14,1990"}],"dcterms:alternative":["Draft standard : Futurebus+; draft 8.2, P896.1R/D82"],"dc:creator":"sponsored by the Microprocessor Standards Subcommittee of the Technical Committee on Microprocessors and Microcomputers of the IEEE Computer Society ; prepared by the P896 Working Group of the Microprocessor Standards Committee","dc:publisher":[{"@value":"IEEE Computer Society Press"}],"dcterms:extent":"xxviii, 213 p.","cinii:size":"28 cm","dc:language":"eng","dc:date":"1990","cinii:ncid":"BA80948873","cinii:ownerCount":"1","foaf:maker":[{"@id":"https://ci.nii.ac.jp/author/DA0236321X#entity","@type":"foaf:Person","foaf:name":[{"@value":"IEEE Computer Society. Technical Committee on Microprocessors and Microcomputers"}]},{"@type":"foaf:Person","foaf:name":[{"@value":"P896 Working Group of the Microprocessor Standards Committee"}]}],"bibo:owner":[{"@id":"https://ci.nii.ac.jp/library/FA022084","@type":"foaf:Organization","foaf:name":"九州大学 筑紫図書館","rdfs:seeAlso":{"@id":"https://catalog.lib.kyushu-u.ac.jp/opac_openurl/?ncid=BA80948873"}}],"bibo:lccn":["89082768"],"rdfs:seeAlso":[{"@id":"https://lccn.loc.gov/89082768"}],"prism:publicationDate":["c1990"],"dcterms:hasPart":[{"@id":"urn:isbn:0818610093","dc:title":"pbk."}]}]}