Transactions on high-performance embedded architectures and compilers
著者
書誌事項
Transactions on high-performance embedded architectures and compilers
（Lecture notes in computer science, 4050,
Springer, c2007-
- 1
- 2
- 3
- 4
大学図書館所蔵 全5件
注記
"Per Stenström editor-in-chief" -- Cover
"Journal subline" -- Cover
Includes bibliographical references and index
内容説明・目次
- 巻冊次
-
1 ISBN 9783540715276
内容説明
Transactions on HiPEAC is a new journal which aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. It publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. Its scope covers all aspects of computer architecture, code generation and compiler optimization methods.
目次
High Performance Processor Chips.- High Performance Processor Chips.- High-Performance Embedded Architecture and Compilation Roadmap.- 1: First International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2005. Best Papers.- to Part 1.- Quick and Practical Run-Time Evaluation of Multiple Program Optimizations.- Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems.- GCH: Hints for Triggering Garbage Collections.- Memory-Centric Security Architecture.- Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems.- 2: Optimizing Compilers.- to Part 2.- Convergent Compilation Applied to Loop Unrolling.- Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations.- Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures.- Automatic Discovery of Coarse-Grained Parallelism in Media Applications.- An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors.- 3: ACM International Conference on Computing Frontiers 2006. Best Papers.- to Part 3.- Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology.- Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture.- Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors.- Selective Code Compression Scheme for Embedded Systems.- A Prefetching Algorithm for Multi-speed Disks.- Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation.
- 巻冊次
-
2 ISBN 9783642009037
内容説明
1 2 Per Stenstro ..m and David Whalley 1 Chalmers University of Technology, Sweden 2 Florida State University, U.S.A. In January2007,the secondedition in the series of International Conferenceson High-Performance Embedded Architectures andCompilers (HiPEAC'2007)was held in Ghent,Belgium.We were fortunate to attract around70 submissions of whichonly19wereselected forpresentation.Amongthese,weaskedtheauthors ofthe?vemost highly rated contributionsto make extended versions ofthem. They all accepted to do that andtheirarticles appear in this section ofthe second volume. The?rstarticlebyKeramidas,Xekalakis,andKaxirasfocusesontheincreased power consumption in set-associativecaches.They presenta novel approach to reduce dynamicpower that leverages on the previously proposed cache decay approach that has been shown to reduce static (or leakage) power. In the secondarticlebyMagarajan,Gupta,andKrishnaswamythe focus ison techniques to encrypt data in memory to preservedata integrity. The problem with previous techniques is that the decryption latency ends up on the critical memory access path. Especially in embedded processors,caches are small and it isdi?cultto hide the decryption latency.
The authors propose a compiler-based strategy that manages to reduce the impact of the decryption time signi?cantly. The thirdarticlebyKluyskensandEeckhoutfocusesondetailedarchitectural simulation techniques.It is well-known that they are ine?cientandaremedy to the problem isto use sampling.When usingsampling,onehastowarm up memory structures such as caches andbranch predictors.Thispaper introduces a noveltechnique calledBranchHistoryMatchingfore?cient warmupofbranch predictors. The fourth articlebyBhadauria,McKee,Singh, and Tyson focuses on static power consumptioninlarge caches.Theyintroduce a reuse-distance drowsy cache mechanism that issimpleas well as e?ective in reducingthestaticpower in caches.
目次
Special Section on High-Performance Embedded Architectures and Compilers.- Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches.- Compiler-Assisted Memory Encryption for Embedded Processors.- Branch Predictor Warmup for Sampled Simulation through Branch History Matching.- Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems.- Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization.- Regular Papers.- Accurate Instruction Pre-scheduling in Dynamically Scheduled Processors.- Fetch Gating Control through Speculative Instruction Window Weighting.- Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers.- Linux Kernel Compaction through Cold Code Swapping.- Complexity Effective Bypass Networks.- A Context-Parameterized Model for Static Analysis of Execution Times.- Reexecution and Selective Reuse in Checkpoint Processors.- Compiler Support for Code Size Reduction Using a Queue-Based Processor.- Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC.- Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories.
「Nielsen BookData」 より