On-chip communication architectures : system on chip interconnect
Author(s)
Bibliographic Information
On-chip communication architectures : system on chip interconnect
(The Morgan Kaufmann series in systems on silicon / Peter J. Ashenden, Wayne Wolf, series editors)
Elsevier/Morgan Kaufmann Publishers, c2008
Available at 8 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references and index
Description and Table of Contents
Description
Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R&D efforts and dollars are increasingly focused on communication architecture design.
On-Chip Communication Architecures is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures.
Table of Contents
- An Overview of System-on-Chips
- Need for Communication-centric Design Flow
- Basic Concepts of Bus-based Communication Architectures
- Bus-based Communication Architecture Specification Standards
- Limitations of Current Design Approaches
- Physical and Electrical Analysis
- Models for Performance Exploration
- Power/Energy Exploration
- Design and Synthesis of Communication Architectures
- Innovative Aspects
- Dynamic Bus Reconfiguration
- Bus Encoding Techniques
- Interface Synthesis and Optimization
- Secure On-chip Communication Infrastructure
- Verification
- Custom Bus Design
- Open Problems
- Network-on-Chips
- Optical Interconnects
- Wireless Interconnects
- Physical Design Trends
by "Nielsen BookData"