Low power methodology manual : for system-on-chip design
Author(s)
Bibliographic Information
Low power methodology manual : for system-on-chip design
Springer, c2007
Available at 5 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references (p. [293]-296) and index
Description and Table of Contents
Description
This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools.
Table of Contents
Standard Low Power Methods.- Multi-Voltage Design.- Power Gating Overview.- Designing Power Gating.- Architectural Issues for Power Gating.- A Power Gating Example.- IP Design for Low Power.- Frequency and Voltage Scaling Design.- Examples of Voltage and Frequency Scaling Design.- Implementing Multi-Voltage, Power Gated Designs.- Physical Libraries.- Retention Register Design.- Design of the Power Switching Network.
by "Nielsen BookData"