{"@context":{"owl":"http://www.w3.org/2002/07/owl#","bibo":"http://purl.org/ontology/bibo/","foaf":"http://xmlns.com/foaf/0.1/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/"},"@id":"https://ci.nii.ac.jp/ncid/BB00705222.json","@graph":[{"@id":"https://ci.nii.ac.jp/ncid/BB00705222#entity","@type":"bibo:Book","foaf:isPrimaryTopicOf":{"@id":"https://ci.nii.ac.jp/ncid/BB00705222.json"},"dc:title":[{"@value":"The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits : the semi-empirical and compact model approaches"}],"dc:creator":"by Paul G.A. Jespers","dc:publisher":[{"@value":"Springer"}],"dcterms:extent":"xvi, 171 p.","cinii:size":"24 cm","dc:language":"eng","dc:date":"2010","cinii:ncid":"BB00705222","cinii:ownerCount":"8","foaf:maker":[{"@id":"https://ci.nii.ac.jp/author/DA12751157#entity","@type":"foaf:Person","foaf:name":[{"@value":"Jespers, Paul G."}]}],"bibo:owner":[{"@id":"https://ci.nii.ac.jp/library/FA001335","@type":"foaf:Organization","foaf:name":"北見工業大学 図書館","rdfs:seeAlso":{"@id":"https://webopac.lib.kitami-it.ac.jp/opac/opac_openurl?ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA001492","@type":"foaf:Organization","foaf:name":"東北大学 電気通信研究所 図書室","rdfs:seeAlso":{"@id":"http://opac.library.tohoku.ac.jp/opac/opac_openurl/?ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA001415","@type":"foaf:Organization","foaf:name":"東北大学 附属図書館 工学分館","rdfs:seeAlso":{"@id":"https://opac.library.tohoku.ac.jp/opac/opac_openurl/?ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA022153","@type":"foaf:Organization","foaf:name":"東京大学 柏図書館","rdfs:seeAlso":{"@id":"https://opac.dl.itc.u-tokyo.ac.jp/opac/opac_openurl/?ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA002553","@type":"foaf:Organization","foaf:name":"豊橋技術科学大学 附属図書館","rdfs:seeAlso":{"@id":"https://opac.lib.tut.ac.jp/mylimedio/search/search.do?target=local&mode=comp&category-mgz=1&category-book=1&annex=all&ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA003035","@type":"foaf:Organization","foaf:name":"神戸大学 附属図書館 自然科学系図書館","rdfs:seeAlso":{"@id":"https://op.lib.kobe-u.ac.jp/opac/opac_openurl/?rfe_dat=ncid/BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA006678","@type":"foaf:Organization","foaf:name":"明治大学 図書館","rdfs:seeAlso":{"@id":"https://opac2018.lib.meiji.ac.jp/webopac/ufirdi.do?ufi_target=ctlsrh&ncid=BB00705222"}},{"@id":"https://ci.nii.ac.jp/library/FA016922","@type":"foaf:Organization","foaf:name":"高知工科大学 附属情報図書館","rdfs:seeAlso":{"@id":"https://www-opac.lib.kppuc.ac.jp/mylimedio/search/search.do?target=local&mode=comp&category-mgz=1&category-book=1&annex=all&ncid=BB00705222"}}],"bibo:lccn":["2009940107"],"rdfs:seeAlso":[{"@id":"https://lccn.loc.gov/2009940107"}],"prism:publicationDate":["c2010"],"cinii:note":["In title \"gm/ID\" both the m and D are subscript","Includes bibliographical references (p. 167-168) and index"],"dc:subject":["LCC:TK7871.99.M44","DC22:621.3815"],"foaf:topic":[{"@id":"https://ci.nii.ac.jp/books/search?q=Metal+oxide+semiconductors%2C+Complementary+--+Design+and+construction","dc:title":"Metal oxide semiconductors, Complementary -- Design and construction"},{"@id":"https://ci.nii.ac.jp/books/search?q=Low+voltage+integrated+circuits+--+Design+and+construction","dc:title":"Low voltage integrated circuits -- Design and construction"},{"@id":"https://ci.nii.ac.jp/books/search?q=Linear+integrated+circuits+--+Design+and+construction","dc:title":"Linear integrated circuits -- Design and construction"}],"dcterms:isPartOf":[{"@id":"https://ci.nii.ac.jp/ncid/BA79074365#entity","dc:title":"Analog circuits and signal processing series / consulting editor, Mohammed Ismail","@type":"bibo:Book"}],"dcterms:hasPart":[{"@id":"urn:isbn:9780387471006"}]}]}