Nanoscale memory repair

著者

    • Horiguchi, Masashi
    • Itoh, Kiyoo

書誌事項

Nanoscale memory repair

Masashi Horiguchi, Kiyoo Itoh

(Series on Integrated Circuits and Systems)

Springer, c2011

  • hbk.

大学図書館所蔵 件 / 3

この図書・雑誌をさがす

注記

Includes bibliographical references and index

内容説明・目次

内容説明

Yield and reliability of memories have degraded with device and voltage scaling in the nano-scale era, due to ever-increasing hard/soft errors and device parameter variations. This book systematically describes these yield and reliability issues in terms of mathematics and engineering, as well as an array of repair techniques, based on the authors' long careers in developing memories and low-voltage CMOS circuits. Nanoscale Memory Repair gives a detailed explanation of the various yield models and calculations, as well as various, practical logic and circuits that are critical for higher yield and reliability.

目次

An Introduction to Repair Techniques: Basics of Redundancy.- Basics of Error Checking and Correction.- Comparison between Redundancy and ECC.- Repairs of Logic Circuits.- Redundancy: Models of Fault Distribution.- Yield Improvement through Redundancy.- Replacement Schemes.- Intra-Subarray Replacement.- Inter-Subarray Replacement.- Subarray Replacement.- Devices for Storing Addresses.- Testing for Redundancy.- Error Checking and Correction: Linear Algebra and Linear Codes.- Galois Field.- Error-Correcting Codes.- Coding and Decoding Circuits.- Theoretical Reduction in Soft-Error and Hard-Error Rates.- Application of ECC.- Testing for ECC.- Synergistic Effect of Redundancy and ECC: Repair of Bit Faults using Synergistic Effect.- Application of Synergistic Effect.

「Nielsen BookData」 より

関連文献: 1件中  1-1を表示

詳細情報

  • NII書誌ID(NCID)
    BB05202342
  • ISBN
    • 9781441979575
  • 出版国コード
    us
  • タイトル言語コード
    eng
  • 本文言語コード
    eng
  • 出版地
    New York
  • ページ数/冊数
    ix, 215 p.
  • 大きさ
    25 cm
  • 親書誌ID
ページトップへ