{"@context":{"owl":"http://www.w3.org/2002/07/owl#","bibo":"http://purl.org/ontology/bibo/","foaf":"http://xmlns.com/foaf/0.1/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/"},"@id":"https://ci.nii.ac.jp/ncid/BB07832341.json","@graph":[{"@id":"https://ci.nii.ac.jp/ncid/BB07832341#entity","@type":"bibo:Book","foaf:isPrimaryTopicOf":{"@id":"https://ci.nii.ac.jp/ncid/BB07832341.json"},"dc:title":[{"@value":"Three dimensional system integration : IC stacking process and design"}],"dc:creator":"Antonis Papanikolaou, Dimitrios Soudris, Riko Radojcic, editors","dc:publisher":[{"@value":"Springer"}],"dcterms:extent":"viii, 246 p.","cinii:size":"25 cm","dc:language":"eng","dc:date":"2011","cinii:ncid":"BB07832341","cinii:ownerCount":"1","foaf:maker":[{"@type":"foaf:Person","foaf:name":[{"@value":"Papanikolaou, Antonis"}]},{"@id":"https://ci.nii.ac.jp/author/DA12834924#entity","@type":"foaf:Person","foaf:name":[{"@value":"Soudris, Dimitrios"}]},{"@type":"foaf:Person","foaf:name":[{"@value":"Radojcic, Riko"}]}],"bibo:owner":[{"@id":"https://ci.nii.ac.jp/library/FA005686","@type":"foaf:Organization","foaf:name":"中央大学 図書館 理工学部分館","rdfs:seeAlso":{"@id":"https://opac.library.chuo-u.ac.jp/"}}],"prism:publicationDate":["c2011"],"dc:subject":["LCC:TK7874.55","DC22:621.3815","DC20:621.3815"],"foaf:topic":[{"@id":"https://ci.nii.ac.jp/books/search?q=Integrated+circuit+layout","dc:title":"Integrated circuit layout"}],"dcterms:hasPart":[{"@id":"urn:isbn:9781441909619"}]}]}