Digital hardware testing : transistor-level fault modeling and testing
Author(s)
Bibliographic Information
Digital hardware testing : transistor-level fault modeling and testing
（The Artech House telecommunication library）
Artech House, c1992
Available at / 5 libraries
-
No Libraries matched.
- Remove all filters.
Note
"Annotated bibliography": p. 303-310
Includes bibliographical references and index
Description and Table of Contents
Description
Digital Hardware Testing presents realistic transistor-level fault models and testing methods for all types of circuits. The discussion details design-for-testability and built-in self-test methods, with coverage of boundary scan and emerging technologies such as partial scan, cross check, and circular self-test-path.
Table of Contents
- Introduction to digital IC testing
- faults in digital circuits
- bridging faults in random logic
- open faults in random logic
- text generation and fault simulation
- problems
- testing of structured designs (programmable logic arrays)
- testing of random access memory
- testing of sequential circuits
- microprocessor testing
- design for testability
- current testing
- reliability testing.
by "Nielsen BookData"