Hardware component modeling
著者
書誌事項
Hardware component modeling
(Current issues in electronic modeling, v. 5)
Kluwer Academic Publishers, 1996
大学図書館所蔵 全6件
  青森
  岩手
  宮城
  秋田
  山形
  福島
  茨城
  栃木
  群馬
  埼玉
  千葉
  東京
  神奈川
  新潟
  富山
  石川
  福井
  山梨
  長野
  岐阜
  静岡
  愛知
  三重
  滋賀
  京都
  大阪
  兵庫
  奈良
  和歌山
  鳥取
  島根
  岡山
  広島
  山口
  徳島
  香川
  愛媛
  高知
  福岡
  佐賀
  長崎
  熊本
  大分
  宮崎
  鹿児島
  沖縄
  韓国
  中国
  タイ
  イギリス
  ドイツ
  スイス
  フランス
  ベルギー
  オランダ
  スウェーデン
  ノルウェー
  アメリカ
注記
Includes index
内容説明・目次
内容説明
The VITAL specification addresses the issues of interoperability, backannotation and high performance simulation for sign-off quality ASIC libraries in VHDL. VITAL provides modeling guidelines and a set of pre-defined packages (containing pre-defined routines for modeling functionality and timing) to facilitate the acceleration of designs which use cells from a VITAL library. The VITAL Level-I guidelines constrain the modeling capabilities provided by VHDL in order to facilitate higher performance (Figure I). Accumulating "gains" Constrained "flexibility" Higher performance & Increased capacity Benefits Flexibility FujI VHDL 1076 Figure 1: VHDL and VITAL Even within the Level-I guidelines, there are several ways in which a model can be written. In this chapter, we highlight the various modeling trade-offs and provide guidelines which can be used for developing efficient models. We will also discuss the techniques that can be used by tool developers to accelerate the simulation of VIT AL based designs. 2.2. OVERVIEW OF A VITAL LEVEL-l ARCIDTECTURE The VITAL specification is versatile enough to support several modeling styles e.g., distributed delay style, pin-to-pin delay style etc. In general, a VITAL Level-I model can have the structure illustrated in Figure 2.
目次
- Series Presentation. Editors. Volume Presentation. 1. The History of VITAL: VHDL ASIC Library Update
- V. Berman. 2. Issues in Efficient Modeling and Acceleration of Vital Models
- S. Nayak, A. Roy. 3. Standards for Interoperability and Portability
- S. Hurat. 4. Abstract Data Types and the Digital System Description and Simulation Environments
- P.A. Wilsey, et al. 5. Modeling Highly Flexible and Self-Generating Parameterizable Components in VHDL
- V. Preis, S. Marz- Roessel. 6. Melody: An Efficient Layout-Based Model Generator
- F. Delguste, et al. 7. Quality Measures & Analysis: A Way to Improve VHDL Models
- M. Mastretti, et al. 8. Modern Concepts of Quality and Their Relationship to Design Reuse and Model Libraries
- L. Jozwiak. Index.
「Nielsen BookData」 より