The Verilog hardware description language
Author(s)
Bibliographic Information
The Verilog hardware description language
Kluwer, c1996
3rd ed
Available at 11 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes index
Description and Table of Contents
Description
The text starts with a tutorial introduction which presents the major features of the language by example. It then continues with a more complete discussion of the language constructs. A formal description of the language is provided in the appendix.
Table of Contents
1. Verilog - a Tutorial Introduction. 2. Behavioural Modelling. 3. Concurrent Processes. 4. Logic Level Modelling. 5. Advanced Timing. 6. Synthesis. 7. User-Defined Primitives. 8. Switch Level Modelling. 9. Projects. Appendix A: Lexical Conventions. Appendix B: Verilog Operators. Appendix C: Verilog Gate Types. Appendix D: Registers, Memories, Integers, and Time. Appendix E: System Tasks and Functions. Appendix F: Formal Syntax Definition.
by "Nielsen BookData"