Analog design for CMOS VLSI systems
Author(s)
Bibliographic Information
Analog design for CMOS VLSI systems
Kluwer Academic Publishers, c2001
Available at 19 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references and index
Description and Table of Contents
Description
- Applicable for bookstore catalogue
Table of Contents
Preface.
1: The MOS Transistor. 1.1. Electrical Conduction in Solids. 1.2. Fermi-Dirac Statistic. 1.3. Properties of Materials. 1.4. CMOS Technology. 1.5. MOS Threshold Voltage. 1.6. I-V Characteristics. 1.7. Equivalent Circuits. 1.8. More Sophisticated Models. 1.9. Noise. 1.10. Layout of Transistors. 1.11. Design Rules. 1.12. References. 1.13. Problems.
2: Resistors, Capacitors, Switches. 2.1. Integrated Resistors. 2.2. Integrated Capacitors. 2.3. Analog Switches. 2.4. Layout of Switches. 2.5. References. 2.6. Problems.
3: Basic Building Blocks. 3.1. Inverter with Active Load. 3.2. Cascode. 3.3. Cascode with Cascode Load. 3.4. Source Follower. 3.5. Threshold Independent Level-Shift. 3.6. Improved Output Stages. 3.7. References. 3.8. Problems.
4: Current and Voltage Sources. 4.1. Current Mirrors. 4.2. Current References. 4.3. Voltage Biasing. 4.4. Voltage References. 4.5. References. 4.6. Problems.
5: CMOS Operational Amplifiers. 5.1. General Issues. 5.2. Performance Characteristics. 5.3. Basic Architecture. 5.4. Two Stages Amplifier. 5.5. Frequency Response and Compensation. 5.6. Slew Rate. 5.7. Design of a Two Stage OTA: Guidelines. 5.8. Single Stage Schemes. 5.9. Class AB Amplifiers. 5.10. Fully Differential Op-Amps. 5.11. Micro-Power OTA's. 5.12. Noise Analysis. 5.13. Layout. 5.14. References. 5.15. Problems.
6: CMOS Comparators. 6.1. Introduction. 6.2. Performance Characteristics. 6.3. General Design Issues. 6.4. Offset Compensation. 6.5. Latches. 6.6. References. 6.7. Problems.
Appendix A. Appendix B. Appendix C. Index.
by "Nielsen BookData"