Design of high-performance CMOS voltage-controlled oscillators
著者
書誌事項
Design of high-performance CMOS voltage-controlled oscillators
（The Kluwer international series in engineering and computer science, . Analog circuits and signal processing ; SECS708）
Kluwer Academic Publishers, c2003
大学図書館所蔵 件 / 全7件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
Includes bibliographical references (p. [153]-155) and index
内容説明・目次
内容説明
Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results.
The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.
目次
List of Figures. List of Tables. Preface. Acknowledgments. 1. Introduction. 2. Introduction to PLLS. 3. Phase Noise and Timing Jitter. 4. Review of Existing VCO Phase Noise Models. 5. Universal Model for Ring Oscillator Phase Noise. 6. New Ring VCO Design. 7. PLL Design Examples. 8. Conclusions. Index.
「Nielsen BookData」 より
