Modular low-power, high-speed CMOS analog-to-digital converter of embedded systems
著者
書誌事項
Modular low-power, high-speed CMOS analog-to-digital converter of embedded systems
(The Kluwer international series in engineering and computer science, SECS 722 . Analog circuits and signal processing)
Kluwer Academic Pub., c2003
- タイトル別名
-
Modular low-power, high-speed CMOS analog-to-digital converter for embedded systems
大学図書館所蔵 件 / 全5件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
Includes bibliographical references (p. 243-254) and index
内容説明・目次
内容説明
One of the main trends of microelectronics is toward design for integrated systems, i.e., system-on-a-chip (SoC) or system-on-silicon (SoS). Due to this development, design techniques for mixed-signal circuits become more important than before. Among other devices, analog-to-digital and digital-to-analog converters are the two bridges between the analog and the digital worlds. Besides, low-power design technique is one of the main issues for embedded systems, especially for hand-held applications.
Modular Low-Power, High-Speed CMOS Analog-to-Digital Converter for Embedded Systems aims at design techniques for low-power, high-speed analog-to-digital converter processed by the standard CMOS technology. Additionally this book covers physical integration issues of A/D converter integrated in SoC, i.e., substrate crosstalk and reference voltage network design.
目次
Foreword. List of Figures. List of Tables.
1: Introduction. 1.1. Motivation. 1.2. Organization of the Book.
2: Analog-to-Digital Conversion. 2.1. Concepts of A/D Conversion and D/A Conversion. 2.2. Sampling Theorem of the A/D Conversion. 2.3. Quantization Process of the A/D conversion. 2.4. Performance of A/D Converters. 2.5. Topologies and Architectures of High-Speed A/D Converters. 2.6. Problems of Embedded System with A/D Converter. 2.7. Summary.
3: Components for CMOS Folding and Interpolating A/D Converters. 3.1. Subsystem: Sample-and-Hold Amplifier. 3.2. High-Speed Operational Transconductance Amplifier. 3.3. Subsystem: Fine Converter. 3.4. Subsystem: Coarse Converter. 3.5. Comparator Stage. 3.6. Digital Signal Processing: Error Correction. 3.7. Digital Signal Processing: Algorithm for Binary Coding. 3.8. Subsystem: Synchronization.
4: Architecture and Design of CMOS Folding and Interpolating A/D Converters. 4.1. Introduction. 4.2. Architecture Optimization. 4.3. Design and Implementation of the 10-Bit Folding and Interpolating A/D Converter. 4.4. Architectural Scalability of the Folding and Interpolating A/D Converter. 4.5. Architecture Analysis for the 10-Bit Folding and Interpolating A/D Converter. 4.6. Architectural Hard Scaling. 4.7. Summary.
5: Physical Design of Low-Power, High Embedded CMOS A/D Converter. 5.1. Power Supply Network. 5.2. Reference Voltage Network. 5.3. Noise Coupling. 5.4. Summary of Recommended Design Practices for Low-Power, High-Speed CMOS Analog-to-Digital Converter for Embedded Systems.
6: Evaluation and Measurements. 6.1. Methodology for Analog Measurement. 6.2. Methodology for Digital Measurement. 6.3. Measurement Results. 6.4. Summary.
7: General Conclusions and Outlook.
Appendix A: Analysis for Small Signal Operation.
Appendix B: Source Codes for Binary Coding.
Appendix C: Test Results: Folding ADC vs. AD9203.
Symbols, Conventions, Notations, and Abbreviations.
Index. Bibliography.
「Nielsen BookData」 より