Verification by error modeling : using testing techniques in hardware verification

Author(s)

    • Radecka, Katarzyna
    • Zilic, Zeljko

Bibliographic Information

Verification by error modeling : using testing techniques in hardware verification

by Katarzyna Radecka, Zeljko Zilic

(Frontiers in electronic testing, 25)

Kluwer Academic, c2003

Available at  / 2 libraries

Search this Book/Journal

Note

Includes bibliographical references (p. [197]-209) and index

Related Books: 1-1 of 1

Details

Page Top