Formal methods for hardware verification : 6th International School on Formal Methods for the Design of Computer, Communication, and Software Systems : SFM 2006, Bertinoro, Italy, May 22-27, 2006 : advanced lectures
Author(s)
Bibliographic Information
Formal methods for hardware verification : 6th International School on Formal Methods for the Design of Computer, Communication, and Software Systems : SFM 2006, Bertinoro, Italy, May 22-27, 2006 : advanced lectures
(Lecture notes in computer science, 3965)
Springer, c2006
Available at 8 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Note
Includes bibliographical references and index
"Tutorial"--Cover
Description and Table of Contents
Description
This book presents 8 papers accompanying the lectures of leading researchers given at the 6th edition of the International School on Formal Methods for the Design of Computer, Communication and Software Systems (SFM 2006). SFM 2006 was devoted to formal techniques for hardware verification and covers several aspects of the hardware design process, including hardware design languages and simulation, property specification formalisms, automatic test pattern generation, symbolic trajectory evaluation, and more.
Table of Contents
Hardware Design and Simulation for Verification.- Automatic Test Pattern Generation.- An Introduction to Symbolic Trajectory Evaluation.- BDD-Based Hardware Verification.- SAT-Based Verification Methods and Applications in Hardware Verification.- Building Efficient Decision Procedures on Top of SAT Solvers.- Refinement and Theorem Proving.- Floating-Point Verification Using Theorem Proving.
by "Nielsen BookData"