New methods of concurrent checking
著者
書誌事項
New methods of concurrent checking
(Frontiers in electronic testing, 42)
Springer, c2008
大学図書館所蔵 全3件
  青森
  岩手
  宮城
  秋田
  山形
  福島
  茨城
  栃木
  群馬
  埼玉
  千葉
  東京
  神奈川
  新潟
  富山
  石川
  福井
  山梨
  長野
  岐阜
  静岡
  愛知
  三重
  滋賀
  京都
  大阪
  兵庫
  奈良
  和歌山
  鳥取
  島根
  岡山
  広島
  山口
  徳島
  香川
  愛媛
  高知
  福岡
  佐賀
  長崎
  熊本
  大分
  宮崎
  鹿児島
  沖縄
  韓国
  中国
  タイ
  イギリス
  ドイツ
  スイス
  フランス
  ベルギー
  オランダ
  スウェーデン
  ノルウェー
  アメリカ
注記
Includes bibliographical references and index
内容説明・目次
内容説明
Computers are everywhere around us. We, for example, as air passengers, car drivers, laptop users with Internet connection, cell phone owners, hospital patients, inhabitants in the vicinity of a nuclear power station, students in a digital library or customers in a supermarket are dependent on their correct operation. Computers are incredibly fast, inexpensive and equipped with almost unimag- able large storage capacity. Up to 100 million transistors per chip are quite common today - a single transistor for each citizen of a large capital city in the world can be 2 easily accommodated on an ordinary chip. The size of such a chip is less than 1 cm . This is a fantastic achievement for an unbelievably low price. However, the very small and rapidly decreasing dimensions of the transistors and their connections over the years are also the reason for growing problems with reliability that will dramatically increase for the nano-technologies in the near future. Can we always trust computers? Are computers always reliable? Are chips suf- ciently tested with respect to all possible permanent faults if we buy them at a low price or have errors due to undetected permanent faults to be discovered by c- current checking? Besides permanent faults, many temporary or transient faults are also to be expected.
目次
1 Introduction. 2 Physical Faults and Functional Errors. 2.1 Stuck-at Faults. 2.2 Bridging Faults. 2.3 CMOS Stuck-open and Stuck-on Faults. 2.4 Delay Faults. 2.5 Transient Faults. 2.6 Functional Error Model. 2.7 Output Dependencies. 2.8 Self-Testing and Self-Checking. 2.9 Faults and Errors in Submicron Technologies. 3 Principles of Concurrent Checking. 3.1 Duplication and Comparison. 3.2 Block Codes for Error Detection. 3.3 Parity and Group Parity Checking. 3.4 Odd and Even Error Detection. 3.5 Code-Disjoint Circuits. 3.6 Error Detection by Complementary Circuits. 3.7 General Method for the Design of Error Detection Circuits. 3.8 Self-Dual Error Detection. 3.9. Error Detection with Soft Error Correction. 4. Concurrent Checking for the Adders. 4.1 Basic Types of Adders. 4.2 Parity Checking for Adders. 4.3 Self-Checking Adders. References. Index.
「Nielsen BookData」 より